

3-PHASE BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation
 - Fully operational to +600V or +1200V
 - Tolerant to negative transient voltage
 - dV/dt immune
- Gate drive supply range from 10V/12V to 20V DC and up to 25V for transient
- Undervoltage lockout for all channels
- Over-current shut down turns off all six drivers
- Independent 3 half-bridge drivers
- Matched propagation delay for all channels
- 2.5V logic compatible
- Outputs out of phase with inputs


Description

The IR2133/IR2135/IR2233/IR2235 are high voltage, high speed power MOSFET and IGBT driver with three independent high side and low side referenced output channels for 3-phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with CMOS or LSTTL outputs, down to 2.5V logic. An independent operational amplifier provides an analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs can also be derived from this resistor. A shutdown function is available to terminate all six outputs. An open drain FAULT signal is provided to indicate that an over-current or undervoltage shutdown has occurred. Fault conditions are cleared with the FLT-CLR lead. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction.

Product Summary


V _{OFFSET}	600V or 1200V max.
I _{O+-}	200 mA / 420 mA
V _{OUT}	10 - 20V or 12 - 20V
t _{on/off} (typ.)	700 ns
Deadtime (typ.)	200 ns

Packages



Propagation delays are matched to simplify use in high frequency applications. The floating channels can be used to drive N-channel power MOSFETs or IGBTs in the high side configuration which operates up to 600 volts or 1200 volts.

Typical Connection



IR2133/IR2135/IR2233/IR2235 (J)(S)

International
IR Rectifier

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
$V_{B1,2,3}$	High side floating supply voltage (IR2133/IR2135) (IR2233/IR2235)	-0.3	625	V
		-0.3	1225	
$V_{S1,2,3}$	High side floating supply offset voltage	$V_{B1,2,3} - 25$	$V_{B1,2,3} + 0.3$	
$V_{HO1,2,3}$	High side floating output voltage	$V_{S1,2,3} - 0.3$	$V_{B1,2,3} + 0.3$	
V_{CC}	Fixed supply voltage	-0.3	25	
V_{SS}	Logic ground	$V_{CC} - 25$	$V_{CC} + 0.3$	
$V_{LO1,2,3}$	Low side output voltage	-0.3	$V_{CC} + 0.3$	
V_{IN}	Logic input voltage (HIN, LIN, ITRIP, SD & FLT-CLR)	$V_{SS} - 0.3$	$V_{SS} + 15$	
$V_{IN,AMP}$	Op amp input voltage (CA+ & CA-)	$V_{SS} - 0.3$	$V_{CC} + 0.3$	
$V_{OUT,AMP}$	Op amp output voltage (CAO)	$V_{SS} - 0.3$	$V_{CC} + 0.3$	
V_{FLT}	FAULT output voltage	$V_{SS} - 0.3$	$V_{CC} + 0.3$	
dV_S/dt	Allowable offset supply voltage transient	—	50	V/ns
P_D	Package power dissipation @ $T_A \leq 25^\circ\text{C}$ (28 Lead PDIP)	—	1.5	W
	(28 Lead SOIC)	—	1.6	
	(44 lead PLCC)	—	2.0	
R_{thJA}	Thermal resistance, junction to ambient (28 Lead PDIP)	—	83	$^\circ\text{C}/\text{W}$
	(28 Lead SOIC)	—	78	
	(44 lead PLCC)	—	63	
T_J	Junction temperature	—	125	$^\circ\text{C}$
T_S	Storage temperature	-55	150	
T_L	Lead temperature (soldering, 10 seconds)	—	300	

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM. The VS offset rating is tested with all supplies biased at 15V differential.

Symbol	Parameter Definition	Min.	Max.	Units
$V_{B1,2,3}$	High side floating supply voltage	$V_{S1,2,3} + 10/12$	$V_{S1,2,3} + 20$	V
$V_{S1,2,3}$	High side floating supply offset voltage (IR2133/IR2135) (IR2233/IR2235)	Note 1	600	
		Note 1	1200	
$V_{HO1,2,3}$	High side floating output voltage	$V_{S1,2,3}$	$V_{B1,2,3}$	
V_{CC}	Fixed supply voltage	10 or 12	20	
V_{SS}	Low side driver return	-5	5	
$V_{LO1,2,3}$	Low side output voltage	0	V_{CC}	
V_{IN}	Logic input voltage (HIN, LIN, ITRIP, SD & FLT-CLR)	V_{SS}	$V_{SS} + 5$	
$V_{IN,AMP}$	Op amp input voltage (CA+ & CA-)	V_{SS}	$V_{SS} + 5$	
$V_{OUT,AMP}$	Op amp output voltage (CAO)	V_{SS}	$V_{SS} + 5$	
V_{FLT}	FAULT output voltage	V_{SS}	V_{CC}	

Note 1: Logic operational for VS of COM - 5V to COM + 600V/1200V. Logic state held for VS of COM -5V to COM -VBS.

Note 2: All input pins, op amp input and output pins are internally clamped with a 5.2V zener diode.

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15V, $V_{S1,2,3}$ = V_{SS} , T_A = 25°C and C_L = 1000 pF unless otherwise specified.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
t_{on}	Turn-on propagation delay		700		ns	$V_{IN} = 0 \& 5V$ $V_{S1,2,3} = 0$ to 600V or 1200V
t_{off}	Turn-off propagation delay		700			$V_{IN}, V_{SD} = 0 \& 5V$
t_r	Turn-on rise time		75			$V_{IN}, V_{ITRIP} = 0 \& 5V$
t_f	Turn-off fall time		35			$ITRIP = 1V$
t_{sd}	SD to output shutdown propagation delay		700			$V_{IN}, V_{ITRIP} = 0 \& 5V$
t_{itrip}	ITRIP to output shutdown propagation delay		700			$V_{IN}, V_{ITRIP} = 0 \& 5V$
t_{tbl}	ITRIP blanking time		400			$V_{IN}, V_{ITRIP} = 0 \& 5V$
t_{filt}	ITRIP to FAULT propagation delay		500			$V_{IN} = 0 \& 5V$
$t_{fil,in}$	Input filter time (HIN, LIN and SD)		310			$V_{IN} = 0 \& 5V$
$t_{filtclr}$	FLT-CLR to FAULT clear time		650			$V_{IN}, V_{ITRIP} = 0 \& 5V$
DT	Deadtime, LS turn-off to HS turn-on & HS turn-off to LS turn-on		200			$V_{IN} = 0 \& 5V$
SR+	Amplifier slew rate (positive)		15		V/ μ s	
SR-	Amplifier slew rate (negative)		10			

NOTE: For high side PWM, HIN pulse width must be $\geq 1\mu$ sec

Static Electrical Characteristics

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15V unless otherwise specified and T_A = 25°C. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels ($H_{S1,2,3}$ & $L_{S1,2,3}$). The V_O and I_O parameters are referenced to V_{SS} and $V_{S1,2,3}$ and are applicable to the respective output leads: $H_{O1,2,3}$ or $L_{O1,2,3}$.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V_{IH}	Logic "0" Input Voltage (OUT = LO)	2.2	—	—	V	
V_{IL}	Logic "1" Input Voltage (OUT = HI)	—	—	0.8		
$V_{FCLR,IH}$	Logic "0" Fault Clear Input Voltage	2.2	—	—		
$V_{FCLR,IL}$	Logic "1" Fault Clear Input Voltage	—	—	0.8		
$V_{SD,TH+}$	SD Input Positive Going Threshold		1.8			
$V_{SD,TH-}$	SD Input Negative Going Threshold		1.5			
$V_{IT,TH+}$	ITRIP Input Positive Going Threshold		485			
$V_{IT,TH-}$	ITRIP Input Negative Going Threshold		400			
V_{OH}	High Level Output Voltage, V_{BIAS} - V_O	—	—	100		$V_{IN} = 0V, I_O = 0A$
V_{OL}	Low Level Output Voltage, V_O	—	—	100		$V_{IN} = 5V, I_O = 0A$
I_{LK}	Offset Supply Leakage Current (IR2133/IR2135) (IR2233/IR2235)	—	—	50	μ A	$V_{B1,2,3}=V_{S1,2,3} = 600V$
		—	—	50		$V_{B1,2,3}=V_{S1,2,3} = 1200V$
I_{QBS}	Quiescent V_{BS} Supply Current		50			$V_{IN} = 0V$ or 5V
I_{QCC}	Quiescent V_{CC} Supply Current		4.0		mA	$V_{IN} = 0V$ or 5V
I_{IN+}	Logic "1" Input Bias Current (OUT = HI)		150		μ A	$V_{IN} = 0V$
I_{IN-}	Logic "0" Input Bias Current (OUT = LO)		80			$V_{IN} = 5V$
I_{SD+}	"High" Shutdown Bias Current		50			$SD = 5V$
I_{SD-}	"Low" Shutdown Bias Current	—	—	50	nA	$SD = 0V$
I_{ITRIP+}	"High" ITRIP Bias Current		50		μ A	$I_{ITRIP} = 5V$
I_{ITRIP-}	"Low" ITRIP Bias Current	—	—	50	nA	$I_{ITRIP} = 0V$

IR2133/IR2135/IR2233/IR2235 (J)(S)


International
IR Rectifier

Static Electrical Characteristics — Continued

V_{BIAS} (V_{CC} , $V_{BS1,2,3}$) = 15V and $T_A = 25^\circ\text{C}$ unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to V_{SS} and $V_{SO,1,2,3}$ and are applicable to the respective output leads: HO or LO.

Symbol	Parameter Definition	Min.	Typ.	Max.	Units	Test Conditions
$I_{FLTCLR+}$	"High" Fault Clear Input Bias Current		150		μA	$\overline{FLT-CLR} = 0\text{V}$
$I_{FLTCLR-}$	"Low" Fault Clear Input Bias Current		80			$\overline{FLT-CLR} = 5\text{V}$
V_{BSUV+}	V_{BS} Supply Undervoltage Positive Going Threshold (for IR2133/IR2233)		8.7			
	(for IR2135/IR2235)		10.4			
V_{BSUV-}	V_{BS} Supply Undervoltage Negative Going Threshold (for IR2133/IR2233)		8.3			
	(for IR2135/IR2235)		9.4			
V_{BSUVH}	V_{BS} Supply Undervoltage Lockout Hysteresis (for IR2133/IR2233)		0.4			
	(for IR2135/IR2235)		1.0			
V_{CCUV+}	V_{CC} Supply Undervoltage Positive Going Threshold (for IR2133/IR2233)		8.7		V	
	(for IR2135/IR2235)		10.4			
V_{CCUV-}	V_{CC} Supply Undervoltage Negative Going Threshold (for IR2133/IR2233)		8.3			
	(for IR2135/IR2235)		9.4			
V_{CCUVH}	V_{CC} Supply Undervoltage Lockout Hysteresis (for IR2133/IR2233)		0.4			
	(for IR2135/IR2235)		1.0			
$R_{on,FLT}$	FAULT- Low On Resistance		60		Ω	
I_{O+}	Output High Short Circuit Pulsed Current	200	250	—	mA	$V_{OUT} = 0\text{V}$, $V_{IN} = 0\text{V}$ $PW \leq 10 \mu\text{s}$
I_{O-}	Output Low Short Circuit Pulsed Current	420	500	—		$V_{OUT} = 15\text{V}$, $V_{IN} = 5\text{V}$ $PW \leq 10 \mu\text{s}$
V_{OS}	Amplifier Input Offset Voltage	—	—	10		$CA+ = 0.2\text{V}$, $CA- = CAO$
$I_{IN,AMP}$	Amplifier Input Bias Current	—	—	4	nA	$CA+ = CA- = 2.5\text{V}$
$CMRR$	Amplifier Common Mode Rejection Ratio		80		dB	$CA+ = 0.1\text{V} \& 5\text{V}$, $CA- = CAO$
$PSRR$	Amplifier Power Supply Rejection Ratio		80			$CA+ = 0.2\text{V}$, $CA- = CAO$ $V_{CC} = 10\text{V} \& 20\text{V}$
$V_{OH,Amp}$	Amplifier High Level Output Voltage		5.2			$CA+ = 1\text{V}$, $CA- = 0\text{V}$
$V_{OL,Amp}$	Amplifier Low Level Output Voltage	—	—	20	mV	$CA+ = 0\text{V}$, $CA- = 1\text{V}$
$I_{SRC,Amp}$	Amplifier Output Source Current		8.0		mA	$CA+ = 1\text{V}$, $CA- = 0\text{V}$, $CAO = 4\text{V}$
$I_{SNK,Amp}$	Amplifier Output Sink Current		1.0			$CA+ = 0\text{V}$, $CA- = 1\text{V}$, $CAO = 2\text{V}$
$I_{O+,Amp}$	Amplifier Output High Short Circuit Current		10			$CA+ = 5\text{V}$, $CA- = 0\text{V}$, $CAO = 0\text{V}$
$I_{O-,Amp}$	Amplifier Output Low Short Circuit Current		5.0			$CA+ = 0\text{V}$, $CA- = 5\text{V}$, $CAO = 5\text{V}$

Functional Block Diagram



Lead Definitions

Symbol	Lead Description
HIN1,2,3	Logic inputs for high side gate driver outputs (HO1,2,3), out of phase.
LIN1,2,3	Logic inputs for low side gate driver outputs (LO1,2,3), out of phase.
FAULT	Indicates over-current or undervoltage lockout (low side) has occurred, negative logic.
Vcc	Logic and low side fixed supply.
ITRIP	Input for over-current shut down.
FLT-CLR	Logic input for fault clear, negative logic.
SD	Logic input for shut down.
CAO	Output of current amplifier.
CA-	Negative input of current amplifier.
CA+	Positive input of current amplifier.
Vss	Logic ground.
COM	Low side return.
VB1,2,3	High side floating supplies.
HO1,2,3	High side gate drive outputs.
VS1,2,3	High side floating supply returns.
LO1,2,3	Low side gate drive outputs


IR2133/IR2135/IR2233/IR2235 (J)(S)

International
ICR Rectifier



Lead Assignments

28 Lead DIP		44 Lead PLCC w/o 12 Leads	28 Lead SOIC (Wide Body)
ITRIP	FAULT	6 HIN3 5 HIN2 4 HIN1 3 VCC 7 LIN1 8 LIN2 9 LIN3 10 FAULT 11 ITRIP 12 FLT-CLR 13 CA0 14 CA- 15 VB1 16 HO2 17 VS2 18 HO3 19 VB2 20 VS3 21 LO3 22 LO2 23 LO1 24 VS1 25 HO1 26 VB3 27 LIN3 28 LIN2	1 ITRIP 2 FLT-CLR 3 CAO 4 CA- 5 CA+ 6 SD 7 VSS 8 COM 9 LO3 10 LO2 11 LO1 12 VS3 13 HO3 14 VB3 28 FAULT 27 LIN3 26 LIN2 25 LIN1 24 HIN3 23 HIN2 22 HIN1 21 VCC 20 VB1 19 HO1 18 VS1 17 VB2 16 HO2 15 VS3 14 LO3 13 LO2 12 LO1 11 VS1 10 VB3 9 HO3 8 VS2 7 VSS 6 COM 5 LO3 4 LO2 3 LO1 2 VS3 1 VB3
IR2133		IR2133J	IR2133S
IR2135		IR2135J	IR2135S
IR2233		IR2233J	IR2233S
IR2235		IR2235J	IR2235S

Package Dimensions



IR2133/IR2135/IR2233/IR2235 (J)(S)



IR2133/IR2135/IR2233/IR2235 (J)(S)

International
IR Rectifier




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions




Figure 4. Overcurrent Shutdown Waveform




Figure 5. Shutdown Waveform Definitions




Figure 7. IR2133J Junction Temperature vs Frequency Driving (IRGPC20KD2) $R_{gate} = 5.1\Omega$ @ $V_{cc} = 15V$




Figure 8. IR2133J Junction Temperature vs Frequency Driving (IRGPC30KD2) $R_{gate} = 5.1\Omega$ @ $V_{cc} = 15V$




Figure 9. IR2133J Junction Temperature vs Frequency Driving (IRGPC40KD2) $R_{gate} = 5.1\Omega$ @ $V_{cc} = 15V$




Figure 10. IR2133J Junction Temperature vs Frequency Driving (IRGPC50KD2) $R_{gate} = 5.1\Omega$ @ $V_{cc} = 15V$

IR2133/IR2135/IR2233/IR2235 (J)(S)

International
IR Rectifier




Figure 11. IR2233J Junction Temperature vs Frequency Driving (IRG4PH30KD) Rgate = 20Ω @ Vcc = 15V




Figure 12. IR2233J Junction Temperature vs Frequency Driving (IRG4PH40KD) Rgate = 15Ω @ Vcc = 15V




Figure 13. IR2233J Junction Temperature vs Frequency Driving (IRG4PH50KD) Rgate = 10Ω @ Vcc = 15V




Figure 14. IR2133J Junction Temperature vs Frequency Driving (IRG4ZH71KD) Rgate = 5Ω @ Vcc = 15V